

REMARKS

Claims 1, 2, 6, 9 and 11 have been cancelled without prejudice.

Entry and consideration of claims 12-19 are requested.

EXPRESS MAIL CERTIFICATE

I hereby certify that this correspondence is being deposited with the United States Postal Service as Express Mail to Addressee (mail label # EV162750761US) in an envelope addressed to: Asst. Commissioner for Patents, Washington, D.C. 20231, on January 28, 2003

Dorothy Jenkins

Name of Person Mailing Correspondence


Signature

January 28, 2003

Date of Signature

SHW/KS:gl

Respectfully submitted,



Samuel H. Weiner

Registration No.: 18,510

OSTROLENK, FABER, GERB & SOFFEN, LLP

1180 Avenue of the Americas

New York, New York 10036-8403

Telephone: (212) 382-0700

APPENDIX A
"Clean" Version of Each Paragraph/Section/Claim
37 C.F.R. § 1.121(b)(ii) and (c)(i)

CLAIMS:

12. (New) A semiconductor device comprising:

Sub D1
a lead frame, said lead frame including a conductive die pad having a first major surface and a second major surface opposing said first major surface, and a first plurality of leads disposed at a first edge of said conductive die pad and a second plurality of leads disposed at a second edge of said conductive die pad, said second edge of said conductive die pad being opposite to said first edge of said conductive die pad;

Q1
a first semiconductor die having a first major electrode of a first functionality disposed on a first major surface thereof, and a second major electrode of a second functionality disposed on a second opposing major surface thereof, said first major electrode of said first semiconductor die being electrically connected to said first major surface of said conductive die pad;

a second semiconductor die having a first major electrode of a first functionality disposed on a first major surface thereof, and a second major electrode of a second functionality disposed on a second opposing major surface thereof, said first major electrode of said second semiconductor die being electrically connected to said second major surface of said conductive die pad; and

a molded housing encapsulating said conductive die pad, said first semiconductor die, said second semiconductor die, and portions of said first plurality of leads and said second plurality of lead;

wherein said second major electrode of said first semiconductor die and said second major electrode of said second semiconductor die are electrically connected to said first plurality of leads and said conductive die pad is electrically connected to at least one of said second plurality of leads, whereby said first major electrode of said first semiconductor die and said first major electrode of said second semiconductor die are electrically connected to one another and to said at least one of said second plurality of leads.

13. (New) A semiconductor device according to claim 12, wherein at least one of said semiconductor die is a MOSFET.

14. (New) A semiconductor device according to claim 12, wherein said first semiconductor die includes a control electrode on said second major surface thereof, and said second semiconductor die includes a control electrode on said second major surface thereof.

15. (New) A semiconductor device according to claim 12, wherein said first plurality of leads include four spaced leads, and said second plurality of leads include four spaced leads.

16. (New) A semiconductor device according to claim 12, wherein said first major electrode is a drain electrode of a MOSFET die and said second major electrode is a source electrode of a MOSFET die.

17. (New) A semiconductor die according to claim 14, wherein each of said semiconductor die is a MOSFET, said control electrode is a gate electrode, said first major electrode is a drain electrode, and said second major electrode is a source electrode, and wherein said gate electrodes of said MOSFETs are electrically connected to one of said plurality of second leads, said source electrodes of said MOSFETs are electrically connected to another one of said second plurality of leads, and said conductive die pad is electrically connected to the remaining leads of said second plurality of leads, and said source electrodes of said MOSFETS are also connected to said first plurality of leads.

18. (New) A semiconductor device according to claim 17, wherein all electrical connections are made by wires.

19. (New) A semiconductor device according to claim 12, wherein said first plurality of leads are spaced from said conductive die pad and said second plurality of leads are spaced from said conductive die pad.